SODIMM

/Images/Large Headers/lg_header_sodimm

SODIMM:笔记本、上网本、移动网络设备存储模块

我们的 SODIMM 的密度最高可达 4GB,数据传输速率高达 1333 MT/s,是包括上网本和移动网络设备等空间有限的计算机设计的绝佳选择。

memory slots

为空间有限的设计提供高性能

更小的形状系数节省主板空间
SODIMM 专门为装入轻薄笔记本和移动网络设备而设计。虽然普通的 SODIMM 大约有 30 毫米高,像标准的模块一样,但是它短了很多,可满足您节省主板空间的需要。


SODIMM 料件目录和文档

经过英特尔认证、通过主板测试的 DDR3 内存
我们与主板生产商合作,检验我们的 SODIMM 并支持许多移动计算平台。特别是英特尔书面授权我公司对基于英特尔的主板进行质量测试,保证包括 DDR3 SODIMM 在内的美光存储解决方案能够与您选择的主板兼容。这些测试符合英特尔全套基本功能测试程序。

您从这些测试中可以得出一个简单的结论。我们的 DDR3 SODIMM 密度高、速度快并且节能。他们基于我们领先市场的 DDR3 生产工艺,例如我们的 6F² 陈列结构,这种结构将芯片的大小减少了至少 20%。而且他们通过了几乎所有领先主板生产商的验证。
了解更多 

整个设计周期的设计支持
我们的设计支持让我们从竞争中脱颖而出。我们一开始便拥有详细的数据表和技术要点。我们通过 Darwin 信息分类体系结构以及最新的基于 XML 的编写技术处理一些最新文档,因此您能获得半导体行业中最新最准确的文档。我们还提供节约时间的仿真模型和开发工具,而且我们拥有本行业中最能干的现场应用工程师 (FAE)。我们提供这些资源,让您可以轻松地进行设计。
了解更多 

可信赖的质量
我们全程自主设计生产内存模块,从内存元件设计到对生产每一步的认真测试,我们都亲力亲为。我们与主板生产商和行业组织合作,确定并开发领先技术。我们亲身参与内存开发和制造的每个环节,以此为您不断提供最高质量的模块。

特点 优势
High Density 64MB–4GB provides high density in a small form factor for space-limited designs
Flexible Configuration Available with ECC (on DDR modules) and single- or dual-rank support

类型 安全 标题和描述 编号 更新日期 文件大小
GBR: Raw Card A 2009/12 386.51 KB
BRD File: Raw Card A 2009/12 348.91 KB
MFG Package Info: Raw Card A 2009/12 483.55 KB
GBR: Raw Card B 2009/12 168.8 KB
MFG Package Info: Raw Card B 2009/12 476.1 KB
GBR: Raw Card C 2009/12 144.39 KB
BRD File: Raw Card A 2009/12 492.09 KB
MFG Package Info: Raw Card C 2009/12 303.39 KB
BRD File: Raw Card C 2009/12 389.19 KB
Thermal Applications: 定义了测量和确保美光零件和模块不超过允许的最高温度的一般方法和标准 TN-00-08 2010/05 252.18 KB
Recommended Soldering Parameters: 定义了美光科技公司产品的推荐连接技术和参数。 TN-00-15 2007/03 69.09 KB
Uprating of Semiconductors for High-Temperature Applications: 描述了与提升温度有关的问题,以及在制造环境规范之外使用零件和/或系统的相关风险 TN-00-18 2010/05 428.33 KB
Understanding Signal Integrity: 描述了从新产品构思直至产品寿命结束的整个过程中,如何发挥内存设计、测试和验证工具的最大优势 TN-00-20 2009/12 1.52 MB
Memory Module Serial Presence-Detect: Describes how SPD is essential in helping to standardize the configuration, timing, and manufacturing information of memory modules TN-04-42 2009/12 505.83 KB
Comparing Module Parameters: Compares module parameters. TN-04-49 2003/03 52.71 KB
High-Speed DRAM Controller Design: Identifies and discusses five key areas of DRAM controller design TN-04-54 2008/04 1 MB
DRAM Module Form Factors: Compares the most common DRAM module form factors TN-04-55 2009/09 435.56 KB
Module Pinout Decoder: Provides sorted pin assignment tables and pin location figures for use in DDR2 DIMM signal identification, tracing, and troubleshooting TN-47-03 2004/12 215.46 KB
DDR2 SODIMM Optimized Address/Command Nets: Provides the system-level designer with an overview of the DDR2 SODIMM family and offers insight into termination techniques utilized on the commands and addresses for these modules TN-47-17 2005/05 592.56 KB
Module Part Numbering Systems: Part numbering guides for Micron DDR4, DDR3, DDR, DDR, and SDRAM modules. 2012/04 50.52 KB
PCN/EOL Systems: 介绍了美光产品的变更通知和寿命终结系统。 CSN-12 2012/04 79.21 KB
Wafer Packaging and Packaging Materials: 提供了有关装运美光产品时使用的各种材料的完整装运和回收信息。 CSN-20 2011/09 776.24 KB
Bare Die SiPs and MCMs: 描述了 Bare Die SiP 和 MCM 的设计考虑因素。 CSN-18 2009/04 151.06 KB
Shipping Quantities: 提供了料件数量表格。 CSN-04 2012/04 472.27 KB
Micron KGD Definitions: 描述了美光 KGD-C1 和 KGD-C2 DRAM 芯片的测试规格和参数 CSN-22 2009/07 65.52 KB
Proper Handling Procedures for Modules: 涵盖了如何正确操作模块的程序。 CSN-23 2007/12 1.02 MB
Micron Component and Module Packaging: 解释了美光的封装标签和程序。 CSN-16 2012/02 887.13 KB
ESD Precautions for Die/Wafer Handling and Assembly: 介绍了在工作场所中控制 ESD 的好处,包括提高产量和改善质量与可靠性,最终可以缩减制造成本。 CSN-24 2010/08 119.08 KB
Electronic Data Interchange: 描述了 EDI 传输的装置、协议和联系方式。 CSN-06 2005/09 53.5 KB
RMA Procedures for Packaged Product and Bare Die Devices: 概括介绍了标准的退货授权 (RMA) 程序,以及与 bare die RMA 的对比。 CSN-07 2010/10 82.64 KB
ISO System Management Standards: 描述了 ISO 系统管理标准。 CSN-08 2004/04 39.18 KB
Competitive DDR Memory Subsystems: DDR milestones and platform design 2009/12 2.64 MB
DDR System Design Considerations: DDR overview 2009/12 3.46 MB
The Future of Memory and Storage: 概述了主存和闪存的发展趋势 2009/12 1.54 MB
Design Guide for Two DDR3-1066 UDIMM Systems: Rev. B, Design guide to assist board designers implementing products using UDIMM systems TN-41-08 2010/01 1.1 MB
Moisture Absorption in Plastic Packages: Describes shipping procedures for preventing memory devices from absorbing moisture and recommendations for baking devices exposed to excessive moisture TN-00-01 2010/02 87.26 KB
Accelerate Design Cycles with Simulation Models: 美光会提供必要的工具和指导,以在实际布局前对新设计进行检验。此技术要点讨论了软件模型支持、信号保真性优化和逻辑电路设计。 TN-00-09 2010/02 206.91 KB
Micron Wire-Bonding Techniques: 此技术要点提供了丝焊技术的指导,可用于美光产品的镍钯 (NiPd) 和铝制接合焊盘。 TN-00-22 2010/11 66.13 KB
Micron BGA Manufacturer's User Guide: 提供相关信息,帮助顾客轻松将最前沿的和传统的美光球栅阵列 (BGA) 封装整合到制造流程中。此指南旨在提供一系列高水平指导,并附有参考手册,其中介绍了封装相关和制造工艺流程的典型做法。 CSN-33 2011/07 353.32 KB
Proper Handling Procedures for Micron DIMMs 2009/12 396.18 KB
Proper Installation Procedures for Micron DIMMs 2009/12 419.89 KB
Proper Installation Procedures for Micron SODIMMs 2009/12 419.6 KB
Proper Handling of Micron DIMMs - Japanese 2009/12 453.96 KB
Proper Installation of Micron DIMMs - Japanese 2009/12 394.2 KB
Proper Installation of Micron SODIMMs - Japanese 2009/12 483.52 KB
Proper Installation of Micron DIMMs - Simplified Chinese 2009/12 592.58 KB
Proper Installation of Micron SODIMMs - Simplified Chinese 2009/12 604.38 KB
Proper Handling of Micron DIMMs - Spanish 2009/12 461.82 KB
Proper Installation of Micron DIMMs - Spanish 2009/12 546.81 KB
Proper Installation of Micron SODIMMs - Spanish 2009/12 542.23 KB
Proper Handling of Micron DIMMs - Traditional Chinese 2009/12 539.92 KB
Proper Installation of Micron DIMMs - Traditional Chinese 2009/12 758.93 KB
Proper Installation of Micron SODIMMs – Traditional Chinese 2009/12 775.63 KB
DDR Unbuffered SODIMM Design Standard: PC2700 Rev 1.0 2009/12 148.01 KB
Product Marks/Product and Packaging Labels: 介绍了产品料件的标记,以及产品和封装的标签。 CSN-11 2012/04 724.89 KB
Bypass Capacitor Selection for High-Speed Designs: 描述了高速设计的旁路电容选择。 TN-00-06 2011/03 481.9 KB

请注意:要查看安全文档 (安全锁),请登录或单击某个安全文档以请求访问。

Is there a set of trace lengths and routing rules that are standard for use when designing a system that uses a specific module technology and form factor?
No. A robust memory subsystem design that includes the use of one or more memory modules must be simulated in order to determine the optimum trace lengths and terminations.However, our design guides such as TN-47-01 and TN-41-08 have some best practices and design examples based on some typical system assumptions.This information does not define the only way your system can be designed; it is a starting point and, moreover, an example of steps that can be taken to determine the best design for your system.
Can Vtt and Vref be supplied by the same supply in my system design?
With proper decoupling, this can be an acceptable design.However, Micron recommends separating all supplies.VREF tends to have more noise on it because it supplies signals that are regularly switching.A robust design typically would not connect these supplies due to the possibility of introducing this noise onto the VTT plane, which should be as stable as possible.Additionally, VREF requires much less current than VTT.